research
Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks
Written on April 8, 2019
Computer Science and Engineering
M.S. student in Seoul National University
This paper is about energy efficient DNN architecture based on Sparse Matrix-vector Multiplication.